

OS iProject Three



Alan G. Labouseur, Ph.D.
Alan.Labouseur@Marist.edu

iProject 3




CPU



MA

Resident Queue



0

1

2

Round Robin scheduling
with a Quantum of two (2) cycles


A9	A9	A2	01	EC	13	00	AC
0B	00	8D	F0	00	EE	0B	00
D0	F5	00	00	A9	A9	A2	01
EC	13	00	AC	0B	00	8D	00

iProject 3

> load




CPU



Resident Queue

MA

A9	A9	A2	01	EC	13	00	AC
0B	00	8D	F0	00	EE	0B	00
D0	F5	00	00	A9	A9	A2	01
EC	13	00	AC	0B	00	8D	00




0

1

2

iProject 3

```
> load
pid 0 loaded in seg 0
>
```



CPU


PCB for pid 0
Mem segment: 0
PC, AC, X, Y, Z
Base, Limit

MA

Resident Queue

new PCB()
MMU assigns
segment 0, sets
base and limit

A9	A9	A2	01	EC	13	00	AC
0B	00	8D	F0	00	EE	0B	00
D0	F5	00	00	A9	A9	A2	01
EC	13	00	AC	0B	00	8D	00



0

1

2

iProject 3

```
> load
pid 0 loaded in seg 0
> load
```




CPU

PCB for pid 0
Mem segment: 0
PC, AC, X, Y, Z
Base, Limit

MA

Resident Queue

A9	A9	A2	01	EC	13	00	AC
0B	00	8D	F0	00	EE	0B	00
D0	F5	00	00	A9	A9	A2	01
EC	13	00	AC	0B	00	8D	00




0

1

2

iProject 3

```
> load
pid 0 loaded in seg 0
> load
pid 1 loaded in seg 1
>
```




PCB for pid 0
Mem segment: 0
PC, AC, X, Y, Z
Base, Limit

PCB for pid 1
Mem segment: 1
PC, AC, X, Y, Z
Base, Limit

MA

Resident Queue

new PCB()
MMU assigns
segment 1, sets
base and limit



0

1

2

A9	A9	A2	01	EC	13	00	AC
0B	00	8D	F0	00	EE	0B	00
D0	F5	00	00	A9	A9	A2	01
EC	13	00	AC	0B	00	8D	00

iProject 3

```
> load
pid 0 loaded in seg 0
> load
pid 1 loaded in seg 1
> load
```



CPU


PCB for pid 0
Mem segment: 0
PC, AC, X, Y, Z
Base, Limit

PCB for pid 1
Mem segment: 1
PC, AC, X, Y, Z
Base, Limit

MA

Resident Queue

A9	A9	A2	01	EC	13	00	AC
0B	00	8D	F0	00	EE	0B	00
D0	F5	00	00	A9	A9	A2	01
EC	13	00	AC	0B	00	8D	00




0

1

2

iProject 3

```
> load
pid 0 loaded in seg 0
> load
pid 1 loaded in seg 1
> load
pid 2 loaded in seg 2
>
```




MA

Resident Queue

new PCB()
MMU assigns
segment 2, sets
base and limit

A9	A9	A2	01	EC	13	00	AC
0B	00	8D	F0	00	EE	0B	00
D0	F5	00	00	A9	A9	A2	01
EC	13	00	AC	0B	00	8D	00



iProject 3

```
> load
pid 0 loaded in seg 0
> load
pid 1 loaded in seg 1
> load
pid 2 loaded in seg 2
> runall
```



CPU


PCB for pid 0
Mem segment: 0
PC, AC, X, Y, Z
Base, Limit

PCB for pid 1
Mem segment: 1
PC, AC, X, Y, Z
Base, Limit

PCB for pid 2
Mem segment: 2
PC, AC, X, Y, Z
Base, Limit

MA

Resident Queue



0

1

2

A9	A9	A2	01	EC	13	00	AC
0B	00	8D	F0	00	EE	0B	00
D0	F5	00	00	A9	A9	A2	01
EC	13	00	AC	0B	00	8D	00

iProject 3

```
> load
pid 0 loaded in seg 0
> load
pid 1 loaded in seg 1
> load
pid 2 loaded in seg 2
> runall
```



CPU

PCB for pid 0
Mem segment: 0
PC, AC, X, Y, Z
Base, Limit

PCB for pid 1
Mem segment: 1
PC, AC, X, Y, Z
Base, Limit


PCB for pid 2
Mem segment: 2
PC, AC, X, Y, Z
Base, Limit

MA

Ready Queue

Context Switch

A9	A9	A2	01	EC	13	00	AC
0B	00	8D	F0	00	EE	0B	00
D0	F5	00	00	A9	A9	A2	01
EC	13	00	AC	0B	00	8D	00



iProject 3

```
> load
pid 0 loaded in seg 0
> load
pid 1 loaded in seg 1
> load
pid 2 loaded in seg 2
> runall
```

PCB for pid 0
Mem segment: 0
PC, AC, X, Y, Z
Base, Limit

CPU

PCB for pid 1
Mem segment: 1
PC, AC, X, Y, Z
Base, Limit


PCB for pid 2
Mem segment: 2
PC, AC, X, Y, Z
Base, Limit

MA

Ready Queue


Context Switch

A9	A9	A2	01	EC	13	00	AC
0B	00	8D	F0	00	EE	0B	00
D0	F5	00	00	A9	A9	A2	01
EC	13	00	AC	0B	00	8D	00





iProject 3

```
> load
pid 0 loaded in seg 0
> load
pid 1 loaded in seg 1
> load
pid 2 loaded in seg 2
> runall
```



CPU


MA



Ready Queue


CPU cycle

A9	A9	A2	01	EC	13	00	AC
0B	00	8D	F0	00	EE	0B	00
D0	F5	00	00	A9	A9	A2	01
EC	13	00	AC	0B	00	8D	00



iProject 3

```
> load
pid 0 loaded in seg 0
> load
pid 1 loaded in seg 1
> load
pid 2 loaded in seg 2
> runall
```



CPU

PCB for pid 1

Mem segment: 1

PC, AC, X, Y, Z

Base, Limit

PCB for pid 2

Mem segment: 2

PC, AC, X, Y, Z

Base, Limit

Ready Queue

MA

CPU cycle

A9	A9	A2	01	EC	13	00	AC
0B	00	8D	F0	00	EE	0B	00
D0	F5	00	00	A9	A9	A2	01
EC	13	00	AC	0B	00	8D	00

0

1

2

iProject 3

```
> load
pid 0 loaded in seg 0
> load
pid 1 loaded in seg 1
> load
pid 2 loaded in seg 2
> runall
```

PCB for pid 0
Mem segment: 0
PC, AC, X, Y, Z
Base, Limit

CPU

PCB for pid 1
Mem segment: 1
PC, AC, X, Y, Z
Base, Limit


PCB for pid 2
Mem segment: 2
PC, AC, X, Y, Z
Base, Limit

MA

Ready Queue

Context Switch

A9	A9	A2	01	EC	13	00	AC
0B	00	8D	F0	00	EE	0B	00
D0	F5	00	00	A9	A9	A2	01
EC	13	00	AC	0B	00	8D	00




iProject 3

```
> load
pid 0 loaded in seg 0
> load
pid 1 loaded in seg 1
> load
pid 2 loaded in seg 2
> runall
```




CPU



Ready Queue

MA



0

1

2

Context Switch

A9	A9	A2	01	EC	13	00	AC
0B	00	8D	F0	00	EE	0B	00
D0	F5	00	00	A9	A9	A2	01
EC	13	00	AC	0B	00	8D	00

iProject 3

```
> load
pid 0 loaded in seg 0
> load
pid 1 loaded in seg 1
> load
pid 2 loaded in seg 2
> runall
```

PCB for pid 1
Mem segment: 1
PC, AC, X, Y, Z
Base, Limit

CPU

PCB for pid 2
Mem segment: 2
PC, AC, X, Y, Z
Base, Limit


PCB for pid 0
Mem segment: 0
PC, AC, X, Y, Z
Base, Limit

MA

Ready Queue



Context Switch

A9	A9	A2	01	EC	13	00	AC
0B	00	8D	F0	00	EE	0B	00
D0	F5	00	00	A9	A9	A2	01
EC	13	00	AC	0B	00	8D	00



iProject 3


```
> load
pid 0 loaded in seg 0
> load
pid 1 loaded in seg 1
> load
pid 2 loaded in seg 2
> runall
```



Ready Queue



CPU cycle

A9	A9	A2	01	EC	13	00	AC
0B	00	8D	F0	00	EE	0B	00
D0	F5	00	00	A9	A9	A2	01
EC	13	00	AC	0B	00	8D	00



iProject 3


```
> load
pid 0 loaded in seg 0
> load
pid 1 loaded in seg 1
> load
pid 2 loaded in seg 2
> runall
```



Ready Queue

CPU cycle

A9	A9	A2	01	EC	13	00	AC
0B	00	8D	F0	00	EE	0B	00
D0	F5	00	00	A9	A9	A2	01
EC	13	00	AC	0B	00	8D	00



iProject 3

```
> load
pid 0 loaded in seg 0
> load
pid 1 loaded in seg 1
> load
pid 2 loaded in seg 2
> runall
```

PCB for pid 1
Mem segment: 1
PC, AC, X, Y, Z
Base, Limit

CPU

PCB for pid 2
Mem segment: 2
PC, AC, X, Y, Z
Base, Limit


PCB for pid 0
Mem segment: 0
PC, AC, X, Y, Z
Base, Limit

MA

Ready Queue


Context Switch

A9	A9	A2	01	EC	13	00	AC
0B	00	8D	F0	00	EE	0B	00
D0	F5	00	00	A9	A9	A2	01
EC	13	00	AC	0B	00	8D	00



iProject 3

```
> load
pid 0 loaded in seg 0
> load
pid 1 loaded in seg 1
> load
pid 2 loaded in seg 2
> runall
```



CPU

PCB for pid 2
Mem segment: 2
PC, AC, X, Y, Z
Base, Limit

PCB for pid 0
Mem segment: 0
PC, AC, X, Y, Z
Base, Limit


PCB for pid 1
Mem segment: 1
PC, AC, X, Y, Z
Base, Limit

MA

Ready Queue

Context Switch

A9	A9	A2	01	EC	13	00	AC
0B	00	8D	F0	00	EE	0B	00
D0	F5	00	00	A9	A9	A2	01
EC	13	00	AC	0B	00	8D	00



iProject 3

```
> load
pid 0 loaded in seg 0
> load
pid 1 loaded in seg 1
> load
pid 2 loaded in seg 2
> runall
```

PCB for pid 2
Mem segment: 2
PC, AC, X, Y, Z
Base, Limit

CPU

PCB for pid 0
Mem segment: 0
PC, AC, X, Y, Z
Base, Limit


PCB for pid 1
Mem segment: 1
PC, AC, X, Y, Z
Base, Limit

MA

Ready Queue

Context Switch

A9	A9	A2	01	EC	13	00	AC
0B	00	8D	F0	00	EE	0B	00
D0	F5	00	00	A9	A9	A2	01
EC	13	00	AC	0B	00	8D	00



iProject 3

```
> load
pid 0 loaded in seg 0
> load
pid 1 loaded in seg 1
> load
pid 2 loaded in seg 2
> runall
```

PCB for pid 2
Mem segment: 2
PC, AC, X, Y, Z
Base, Limit

CPU

PCB for pid 0
Mem segment: 0
PC, AC, X, Y, Z
Base, Limit


PCB for pid 1
Mem segment: 1
PC, AC, X, Y, Z
Base, Limit

Ready Queue

MA

CPU cycle

A9	A9	A2	01	EC	13	00	AC
0B	00	8D	F0	00	EE	0B	00
D0	F5	00	00	A9	A9	A2	01
EC	13	00	AC	0B	00	8D	00



iProject 3

```
> load
pid 0 loaded in seg 0
> load
pid 1 loaded in seg 1
> load
pid 2 loaded in seg 2
> runall
```

PCB for pid 2
Mem segment: 2
PC, AC, X, Y, Z
Base, Limit

CPU

PCB for pid 0
Mem segment: 0
PC, AC, X, Y, Z
Base, Limit


PCB for pid 1
Mem segment: 1
PC, AC, X, Y, Z
Base, Limit

Ready Queue

MA

CPU cycle

A9	A9	A2	01	EC	13	00	AC
0B	00	8D	F0	00	EE	0B	00
D0	F5	00	00	A9	A9	A2	01
EC	13	00	AC	0B	00	8D	00



iProject 3

```
> load
pid 0 loaded in seg 0
> load
pid 1 loaded in seg 1
> load
pid 2 loaded in seg 2
> runall
```

PCB for pid 2
Mem segment: 2
PC, AC, X, Y, Z
Base, Limit

CPU

PCB for pid 0
Mem segment: 0
PC, AC, X, Y, Z
Base, Limit


PCB for pid 1
Mem segment: 1
PC, AC, X, Y, Z
Base, Limit

MA

Ready Queue

Context Switch

A9	A9	A2	01	EC	13	00	AC
0B	00	8D	F0	00	EE	0B	00
D0	F5	00	00	A9	A9	A2	01
EC	13	00	AC	0B	00	8D	00



iProject 3

```
> load
pid 0 loaded in seg 0
> load
pid 1 loaded in seg 1
> load
pid 2 loaded in seg 2
> runall
```



CPU

PCB for pid 0
Mem segment: 0
PC, AC, X, Y, Z
Base, Limit

PCB for pid 1
Mem segment: 1
PC, AC, X, Y, Z
Base, Limit


PCB for pid 2
Mem segment: 2
PC, AC, X, Y, Z
Base, Limit

MA

Ready Queue

Context Switch

A9	A9	A2	01	EC	13	00	AC
0B	00	8D	F0	00	EE	0B	00
D0	F5	00	00	A9	A9	A2	01
EC	13	00	AC	0B	00	8D	00



iProject 3

```
> load
pid 0 loaded in seg 0
> load
pid 1 loaded in seg 1
> load
pid 2 loaded in seg 2
> runall
```

PCB for pid 0
Mem segment: 0
PC, AC, X, Y, Z
Base, Limit

CPU

PCB for pid 1
Mem segment: 1
PC, AC, X, Y, Z
Base, Limit


PCB for pid 2
Mem segment: 2
PC, AC, X, Y, Z
Base, Limit

MA

Ready Queue

Context Switch

A9	A9	A2	01	EC	13	00	AC
0B	00	8D	F0	00	EE	0B	00
D0	F5	00	00	A9	A9	A2	01
EC	13	00	AC	0B	00	8D	00



iProject 3

```
> load
pid 0 loaded in seg 0
> load
pid 1 loaded in seg 1
> load
pid 2 loaded in seg 2
> runall
```

PCB for pid 0

Mem segment: 0

PC, AC, X, Y, Z

Base, Limit

CPU

PCB for pid 1

Mem segment: 1

PC, AC, X, Y, Z

Base, Limit

PCB for pid 2


Mem segment: 2

PC, AC, X, Y, Z

Base, Limit

Ready Queue

MA




CPU cycle

A9	A9	A2	01	EC	13	00	AC
0B	00	8D	F0	00	EE	0B	00
D0	F5	00	00	A9	A9	A2	01
EC	13	00	AC	0B	00	8D	00

iProject 3

```
> load
pid 0 loaded in seg 0
> load
pid 1 loaded in seg 1
> load
pid 2 loaded in seg 2
> runall
```



CPU

PCB for pid 1

Mem segment: 1

PC, AC, X, Y, Z

Base, Limit

PCB for pid 2

Mem segment: 2

PC, AC, X, Y, Z

Base, Limit

Ready Queue

MA

CPU cycle

A9	A9	A2	01	EC	13	00	AC
0B	00	8D	F0	00	EE	0B	00
D0	F5	00	00	A9	A9	A2	01
EC	13	00	AC	0B	00	8D	00

0

1

2

iProject 3

```
> load
pid 0 loaded in seg 0
> load
pid 1 loaded in seg 1
> load
pid 2 loaded in seg 2
> runall
```

PCB for pid 0
Mem segment: 0
PC, AC, X, Y, Z
Base, Limit

CPU

PCB for pid 1
Mem segment: 1
PC, AC, X, Y, Z
Base, Limit

PCB for pid 2
Mem segment: 2
PC, AC, X, Y, Z
Base, Limit

MA

Ready Queue

Context Switch

... and so on, until the processes are complete.

A9	A9	A2	01	EC	13	00	AC
0B	00	8D	F0	00	EE	0B	00
D0	F5	00	00	A9	A9	A2	01
EC	13	00	AC	0B	00	8D	00

0

1

2